Important: Use custom search function to get better results from our thousands of pages

Use " " for compulsory search eg:"electronics seminar" , use -" " for filter something eg: "electronics seminar" -"/tag/" (used for exclude results from tag pages)


Tags: Communication, Data, Serial, Design, UART, Power, Low Power UART Design for Serial Data Communication,
 
 
Thread Rating:
  • 0 Votes - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
Low Power UART Design for Serial Data Communication
Post: #1

Definition

With the proliferation of portable electronic devices, power efficient data transmission has become increasingly important. For serial data transfer, universal asynchronous receiver / transmitter (UART) circuits are often implemented because of their inherent design simplicity and application specific versatility. Components such as laptop keyboards, palm pilot organizers and modems are few examples of devices that employ UART circuits. In this work, design and analysis of a robust UART architecture has been carried out to minimize power consumption during both idle and continuous modes of operation.

UART

An UART (universal asynchronous receiver / transmitter) is responsible for performing the main task in serial communications with computers. The device changes incoming parallel information to serial data which can be sent on a communication line. A second UART can be used to receive the information. The UART performs all the tasks, timing, parity checking, etc. needed for the communication. The only extra devices attached are line driver chips capable of transforming the TTL level signals to line voltages and vice versa.

To use the device in different environments, registers are accessible to set or review the communication parameters. Setable parameters are for example the communication speed, the type of parity check, and the way incoming information is signaled to the running software.

UART types

Serial communication on PC compatibles started with the 8250 UART in the XT. In the years after, new family members were introduced like the 8250A and 8250B revisions and the 16450. The last one was first implemented in the AT. The higher bus speed in this computer could not be reached by the 8250 series. The differences between these first UART series were rather minor. The most important property changed with each new release was the maximum allowed speed at the processor bus side.


The 16450 was capable of handling a communication speed of 38.4 kbs without problems. The demand for higher speeds led to the development of newer series which would be able to release the main processor from some of its tasks. The main problem with the original series was the need to perform a software action for each single byte to transmit or receive. To overcome this problem, the 16550 was released which contained two on-board FIFO buffers, each capable of storing 16 bytes. One buffer for incoming, and one buffer for outgoing bytes.
Post: #2
With the proliferation of portable electronic devices, energy-efficient data transmission has become increasingly important. For serial data transfer, Universal Asynchronous Receiver / Transmitter (UART) circuits are often implemented because of their simplicity of inherent design and application-specific versatility.

Components such as laptop keyboards, palm pilot organizers and modems are few examples of devices employing UART circuits. In this work, the design and analysis of a robust UART architecture has been carried out to minimize energy consumption during both standby and continuous modes of operation.

A UART (universal asynchronous receiver / transmitter) is responsible for performing the primary task in serial communications with computers. The device switches the incoming parallel information to serial data that can be sent on a communication line. A second UART can be used to receive the information. The UART performs all tasks, time, parity control, etc. necessary for communication. The only additional devices connected are line controller chips capable of transforming TTL level signals into line voltages and vice versa.

To use the device in different environments, the logs are accessible to establish or review the communication parameters. The adjustable parameters are, for example, the communication speed, the type of parity check and the way the incoming information is indicated to the running software.

Serial communication on compatible PCs started with the 8250 UART on the XT. In the years after, new family members such as revisions 8250A and 8250B and 16450 were introduced.

The latter was implemented for the first time in the TA. The highest bus speed in this equipment could not be reached by the 8250 series. The differences between these first series of UART were quite minor. The most important property changed with each new version was the maximum speed allowed on the side of the processor bus.

The 16450 was able to handle a communication speed of 38.4 kbs without problems. The demand for higher speeds led to the development of new series that could free the main processor from some of its tasks. The main problem with the original series was the need to perform a software action for each single byte to transmit or receive. To overcome this problem, the 16550 was released which contained two on-board FIFO buffers, each capable of storing 16 bytes. A buffer for input and a buffer for outgoing bytes.
 


[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
  A Novel Data Embedding Method Using Adaptive Pixel Pair Matching Report project girl 3 2,594 15-01-2018 01:56 PM
Last Post: dhanabhagya
  harnessing high altitude wind power full report computer science topics 7 13,795,308 12-01-2018 10:42 AM
Last Post: dhanabhagya
  edmonton web design seo Guest 1 211 06-01-2018 04:18 PM
Last Post: dhanabhagya
  is 2825 design calculation spreadsheet Guest 1 0 02-01-2018 12:06 PM
Last Post: dhanabhagya
  pavement design 10cv833 pdf notes vtu Guest 1 0 26-12-2017 10:57 AM
Last Post: jaseela123
  download optical fibre communication textbook by bandi Guest 1 0 14-12-2017 11:00 AM
Last Post: jaseela123
  seminar report on latest trends in nuclear power station Guest 1 233 18-11-2017 10:46 AM
Last Post: jaseela123
  power electronics by gnanavadivel ebook pdf download Guest 3 0 17-11-2017 12:17 PM
Last Post: jaseela123
  crack for free vodacom data Guest 1 0 17-11-2017 12:10 PM
Last Post: jaseela123
  coconut dehusking machine design upakest 1 0 15-11-2017 11:15 AM
Last Post: jaseela123
This Page May Contain What is Low Power UART Design for Serial Data Communication And Latest Information/News About Low Power UART Design for Serial Data Communication,If Not ...Use Search to get more info about Low Power UART Design for Serial Data Communication Or Ask Here

Options: