Important: Use custom search function to get better results from our thousands of pages

Use " " for compulsory search eg:"electronics seminar" , use -" " for filter something eg: "electronics seminar" -"/tag/" (used for exclude results from tag pages)


Tags: low power multiplier with the spurious power suppression technique, low power, multiplier, with, spurious, power, suppression, technique,
 
 
Thread Rating:
  • 0 Votes - 0 Average
  • 1
  • 2
  • 3
  • 4
  • 5
low-power multiplier with the spurious power suppression technique
Post: #1

This seminarr provides the experience of applying an advanced version of our former spurious power suppression technique (SPST) on multipliers for high-speed and low-power purposes. To filter out the useless switching power, there are two approaches, i.e., using registers and using AND gates, to assert the data signals of multipliers after the data transition. The SPST has been applied on both the modified Booth decoder and the compression tree of multipliers to enlarge the power reduction. The simulation results show that the SPST implementation with AND gates owns an extremely high flexibility on adjusting the data asserting time which not only facilitates the robustness of SPST but also leads to a 40% speed improvement. Adopting a 0.18-µm CMOS technology, the proposed SPST-equipped multiplier dissipates only 0.0121 mW per MHz in H.264 texture coding applications, and obtains a 40% power reduction.
 

Marked Categories : ppt low power multiplier with spst, spst techeque, spurious power suppression technique, low power multiplier with spurious power suppresion technique, of spurious power suppression technique ppt, previous spurios power supression techniques for dsp applications, suppression technique for multimediadsp applications, spurous power suppression, spurious power suppression technique spst power point presentation, a spurious power suppression technique for multimedia dsp applications ppt, a low power multiplier with the spurious power suppression technique pdf, spurious power, a low power multiplier with the spurious power suppression technique,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Image Verification
(case insensitive)
Please enter the text within the image on the left in to the text box below. This process is used to prevent automated posts.

Possibly Related Threads...
Thread: Author Replies: Views: Last Post
Smile gearless power transmission system pdf Guest 6 1,594 16-04-2018 08:28 AM
Last Post: Guest
  chemometric wind power in france Guest 0 0 01-04-2018 03:54 PM
Last Post: Guest
  column bypassing multiplier code verilog Guest 1 0 01-02-2018 10:52 AM
Last Post: dhanabhagya
Thumbs Up power alcohol pdf from agricultural wastes Guest 1 0 31-01-2018 11:25 AM
Last Post: dhanabhagya
  dadda multiplier verilog code Guest 2 1,093 29-01-2018 10:32 AM
Last Post: dhanabhagya
  harnessing high altitude wind power full report computer science topics 8 16,527,780 25-01-2018 12:22 AM
Last Post: RobertAmund
  seminar report on latest trends in nuclear power station Guest 1 233 18-11-2017 10:46 AM
Last Post: jaseela123
  power electronics by gnanavadivel ebook pdf download Guest 3 0 17-11-2017 12:17 PM
Last Post: jaseela123
  PRE-PAID POWER CONSUPTION USING COIN BOX REPORT seminar flower 1 899 27-10-2017 01:01 PM
Last Post: nagaland 8pm today
  microcontroller based power management system in ppt Guest 1 0 25-10-2017 11:56 AM
Last Post: jaseela123
This Page May Contain What is low-power multiplier with the spurious power suppression technique And Latest Information/News About low-power multiplier with the spurious power suppression technique,If Not ...Use Search to get more info about low-power multiplier with the spurious power suppression technique Or Ask Here

Options: